


FEATURES


- Integrated NV SRAM, Real-Time Clock, Crystal, Power-Fail Control Circuit, and Lithium Energy Source
- Clock Registers are Accessed Identically to the Static RAM. These Registers are Resident in the Eight Top RAM Locations.
- Century Byte Register (i.e., Y2K Compliant)
- Totally Nonvolatile with Over 10 Years of operation in the Absence of Power
- BCD-Coded Century, Year, Month, Date, Day, Hours, Minutes, and Seconds with Automatic Leap Year Compensation Valid Up to the Year 2100
- Battery Voltage-Level Indicator Flag
- Power-Fail Write Protection Allows for $\pm 10\%$ Vcc Power Supply Tolerance
- Lithium Energy Source is Electrically Disconnected to Retain Freshness Until Power is Applied for the First Time
- DIP Module Only
 Standard JEDEC Byte-Wide 128k x 8 Static RAM Pinout
- PowerCap® Module Board Only
 Surface Mountable Package for Direct Connection to PowerCap Containing Battery and Crystal
 Replaceable Battery (PowerCap)
 Power-On Reset Output
 Pin-for-Pin Compatible with Other Densities of DS174 x P Timekeeping RAM
- Also Available in Industrial Temperature Range: -40 to +85
- Underwriters Laboratory (UL) recognized

PIN CONFIGURATIONS

TOP VIEW



32-Pin Encapsulated Package



34-Pin PowerCap Module Board
 (Uses DS9034PCX PowerCap)



PIN DESCRIPTION

PIN		NAME	FUNCTION
PDIP	Power Cap		
1,30	1,33,34	N.C.	No Connection
2	3	A16	Address Input
3	32	A14	
4	30	A12	
5	25	A7	
6	24	A6	
7	23	A5	
8	22	A4	
9	21	A3	
10	20	A2	
11	19	A1	
12	18	A0	
23	28	A10	
25	29	A11	
26	27	A9	
27	26	A8	
28	31	A13	
31	2	A15	
13	16	DQ0	Data Input/Output
14	15	DQ1	
15	14	DQ2	
17	13	DQ3	
18	12	DQ4	
19	11	DQ5	
20	10	DQ6	
21	9	DQ7	
16	17	GND	Ground
22	8	\overline{CE}	Active-Low Chip Enable Input
24	7	\overline{OE}	Active-Low Output Enable Input
29	6	\overline{WE}	Active-Low Writ-Enable Input
32	5	Vcc	Power-Supply Input
-	4	\overline{RST}	Active-Low Power-Fail Output, Open Drain. Requires a pullup resistor for proper operation.
-		X1, X2, V _{BAT}	Crystal Connection V _{BAT} Battery Connection

ORDERING INFORMATION

PART	VOLTAGE RANGE(V)	TEMP RANGE	PIN-PACKAGE	TOP MARK
DS1746-70+	5.0	0 to +70	32 EDIP (0.740a)	DS1746 + 70
DS1746-70	5.0	0 to +70	32 EDIP (0.740a)	DS1746 - 70
DS1746-70 IND	5.0	-40 to +85	32 EDIP (0.740a)	DS1746 - 70 IND
DS1746W-120 +	3.3	0 to +70	32 EDIP (0.740a)	DS1746W + 120
DS1746W-120	3.3	0 to +70	32 EDIP (0.740a)	DS1746W - 120
DS1746W-120 IND	3.3	-40 to +85	32 EDIP (0.740a)	DS1746W - 120 IND
DS1746P-70+	5.0	0 to +70	34 PowerCap*	DS1746P + 70
DS1746P-70	5.0	0 to +70	34 PowerCap*	DS1746P - 70
DS1746P-70 IND	5.0	-40 to +85	34 PowerCap*	DS1746P - 70 IND
DS1746WP-120 +	3.3	0 to +70	34 PowerCap*	DS1746WP +120
DS1746WP -120	3.3	0 to +70	34 PowerCap*	DS1746WP -120
DS1746WP - 120 IND	3.3	-40 to +85	34 PowerCap*	DS1746WP -120 IND


*DS9034-PCX, DS9034I-PCX, DS9034-PCX + required (must be ordered separately).

A “+” indicates lead-free product. The top mark will include a “+” symbol on lead-free devices.

DESCRIPTION

The DS1746 is a full-function, year-2000-compliant (Y2KC), real-time clock/calendar (RTC) and 128k x 8 nonvolatile static RAM. User access to all registers within the DS1746 is accomplished with a byte-wide interface as shown in Figure 1. The RTC information and control bits reside in the eight uppermost RAM locations. The RTC registers contain century, year, month, date, day, hours, minutes, and seconds data in 24-hour binary-coded decimal (BCD) format. Corrections for the date of each month and leap year are made automatically. The RTC clock registers are double buffered to avoid access of incorrect data that can occur during clock update cycles. The double-buffered system also prevents time loss as the timekeeping countdown continues unabated by access to time register data. The DS1746 also contains its own power-fail circuitry. Which deselects the device when the Vcc supply is in an out of tolerance condition. This feature prevents loss of data from unpredictable system operation brought on by low Vcc as errant access and update cycles are avoided.

Figure 1. Block Diagram



PACKAGES

The DS1746 is available in two packages (32-pin DIP and 34-pin PowerCap module). The 32-pin DIP style module integrates the crystal, lithium energy source, and silicon all in one package. The 34-pin PowerCap Module Board is designed with contacts for connection to a separate PowerCap (DS9034PCX) that contains the crystal and battery. This design allows the PowerCap to be mounted on top of the DS1746P after the completion of the surface mount process. Mounting the PowerCap after the surface mount process prevents damage to the crystal and battery due to the high temperatures required for solder reflow. The PowerCap is keyed to prevent reverse insertion. The PowerCap Module Board and PowerCap are ordered separately and shipped in separate containers. The part number for the PowerCap is DS9034PCX.

CLOCK OPERATIONS-READING THE CLOCK

While the double-buffered register structure reduces the chance of reading incorrect data, internal updates to the DS1746 clock registers should be halted before clock data is read to prevent reading of data in transition. However, halting the internal clock register updating process does not affect clock accuracy. Updating is halted when a one is written into the read bit, bit 6 of the century register (see Table 2). As long as a one remains in that position, updating is halted. After a halt is issued, the registers reflect the count, that is day, date, and time that was current at the moment the halt command was issued. However, the internal clock registers of the double buffered system continue to update so that the clock accuracy is not affected by the access of data. All of the DS1746 registers are updated simultaneously after the internal clock register updating process has been re-enabled. Updating is within a second after the read bit is written to zero. The READ bit must be a zero for a minimum of 500 μ s to ensure the external registers will be updated.

DS1746 TRUTH TABLE Table 1

V _{CC}	CE	OE	WE	MODE	DQ	POWER
V _{CC} >V _{PF}	V _{IH}	X	X	DESELECT	HIGH-Z	STANDBY
	V _{IL}	X	V _{IL}	WRITE	DATA IN	ACTIVE
	V _{IL}	V _{IL}	V _{IH}	READ	DATA OUT	ACTIVE
	V _{IL}	V _{IH}	V _{IH}	READ	HIGH-Z	ACTIVE
V _{SO} <V _{CC} <V _{PF}	X	X	X	DESELECT	HIGH-Z	CMOS STANDBY
V _{CC} <V _{SO} < V _{PF}	X	X	X	DESELECT	HIGH-Z	DATA RETENTION MODE

SETTING THE CLOCK

As shown in Table 2, bit 7 of the century register is the write bit. Setting the write bit to a one, like the read bit, halts updates to the DS1746 registers. The user can then load them with the correct day, date and time data in 24 hour BCD format. Resetting the write bit to a zero then transfers those values to the actual clock counters and allows normal operation to resume.

STOPPING AND STARTING THE CLOCK OSCILLATOR

The clock oscillator may be stopped at any time. To increase the shelf life, the oscillator can be turned off to minimize current drain from the battery. The $\overline{\text{osc}}$ bit is the MSB (bit 7) of the seconds registers (see Table 2). Setting it to a one stops the oscillator.

FREQUENCY TEST BIT

As shown in Table 2, bit 6 of the day byte is the frequency test bit. When the frequency test bit is set to logic "1" and the oscillator is running, the LSB of the seconds register will toggle at 512 Hz. When the seconds register is being read, the DQ0 line will toggle at the 512 Hz frequency as long as conditions for access remain valid (i.e., $\overline{\text{CE}}$ low, $\overline{\text{OE}}$ low, $\overline{\text{WE}}$ high, and address for seconds register remain valid and stable).

CLOCK ACCURACY (DIP MODULE)

The DS1746 is guaranteed to keep time accuracy to within ± 1 minute per month at 25°C. The RTC is calibrated at the factory by ARTSCHIP Semiconductor using nonvolatile tuning elements, and does not require additional calibration. For this reason, methods of field clock calibration are not available and not necessary. The electrical environment also affects clock accuracy and caution should be taken to place the RTC in the lowest level EMI section of the PC board layout. For additional information, please refer to application note 58.

CLOCK ACCURACY (POWERCAP MODULE)

The DS1746 and DS9034PCX are each individually tested for accuracy. Once mounted together, the module will typically keep time accuracy to within ± 1.53 minutes per month (35 ppm) at 25°C. The electrical environment also affects clock accuracy and caution should be taken to place the RTC in the lowest-level EMI section of the PC board layout. For additional information, please see application note 58.

DS1746 REGISTER MAP Table 2

ADDRESS	DATA								FUNCTION	RANGE
	B7	B6	B5	B4	B3	B2	B1	B0		
1FFFF	10 YEAR				YEAR				YEAR	00-99
1FFFE	X	X	X	10 Month	MONTH				MONTH	01-12
1FFFD	X	X	10 DATE		DATE				DATE	01-31
1FFFC	BF	FT	X	X	X	DAY			DAY	01-07
1FFFB	X	X	10 HOUR		HOUR				HOUR	00-23
1FFFA	X	10 MINUTES			MINUTES				MINUTES	00-59
1FFF9	OSC	10 SECONDS			SECONDS				SECONDS	00-59
1FFF8	W	R	10 CENTURY		CENTURY				CENTURY	00-39

OSC = Stop Bit

R = Read Bit

FT = Frequency Test

W = Write Bit

X = See Not

BF = Battery Flag

Note: All indicated "X" bits are not used but must be set to "0" during a write cycle to ensure proper clock operation.

RETRIEVING DATA FROM RAM OR CLOCK

The DS1746 is in the read mode whenever \overline{OE} (output enable) is low, \overline{WE} (write enable) is high, and \overline{CE} (chip enable) is low. The device architecture allows ripple-through access to any of the address locations in the NV SRAM. Valid data will be available at the DQ pins within t_{AA} after the last address input is stable, providing that the \overline{CE} and \overline{OE} access times and states are satisfied. If \overline{CE} or \overline{OE} access times and states are not met, valid data will be available at the latter of chip enable access (t_{CEA}) or at output enable access time (t_{OEA}). The state of the data input/output pins (DQ) is controlled by \overline{CE} and \overline{OE} . If the outputs are activated before t_{AA} , the data lines are driven to an intermediate state until t_{AA} . If the address inputs are changed while \overline{CE} and \overline{OE} remain valid, output data will remain valid for output data hold time (t_{OH}) but will then go indeterminate until the next address access.

WRITING DATA TO RAM OR CLOCK

The DS1746 is in the write mode whenever \overline{WE} , and \overline{CE} are in their active state. The start of a write is referenced to the latter occurring transition of \overline{WE} , or \overline{CE} . The addresses must be held valid throughout the cycle. \overline{CE} or \overline{WE} must return inactive for a minimum of t_{WR} prior to the initiation of another read or write cycle. Data in must be valid t_{DS} prior to the end of write and remain valid for t_{DS} afterward. In a typical application, the \overline{OE} signal will be high during a write cycle. However, \overline{OE} can be active provided that care is taken with the data bus to avoid bus contention. If \overline{OE} is low prior to \overline{WE} transitioning low the data bus can become active with read data defined by the address inputs. A low transition on \overline{WE} will then disable the output t_{WEZ} after \overline{WE} goes active.



DATA RETENTION MODE

The 5V device is fully accessible and data can be written or read only when V_{CC} is greater than V_{PF}. However, when V_{CC} is below the power-fail point, V_{PF}, (point at which write protection occurs) the internal clock registers and SRAM are blocked from any access. At this time the power fail reset output signal (\overline{RST}) is driven active and will remain active until V_{CC} returns to nominal levels. When V_{CC} falls below the battery switch point V_{SO} (battery supply level), device power is switched from the V_{CC} pin to the backup battery. RTC operation and SRAM data are maintained from the battery until V_{CC} is returned to nominal levels. The 3.3 volt device is fully accessible and data can be written or read only when V_{CC} is greater than V_{PF}. When V_{CC} falls below the power fail point, V_{PF}, access to the device is inhibited. At this time the power fail reset output signal (\overline{RST}) is driven active and will remain active until V_{CC} returns to nominal levels. If V_{PF} is less than V_{SO}, the device power is switched from V_{CC} to the backup supply (V_{BAT}) when V_{CC} drops below V_{PF}. If V_{PF} is greater than V_{SO}, the device power is switched from V_{CC} to the backup supply (V_{BAT}) when V_{CC} drops below V_{SO}. RTC operation and SRAM data are maintained from the battery until V_{CC} is returned to nominal levels. The \overline{RST} signal is an open drain output and requires a pull up. Except for the \overline{RST} , all control, data, and address signals must be powered down when V_{CC} is powered down.

Battery Longevity

The DS1746 has a lithium power source that is designed to provide energy for clock activity, and clock and RAM data retention when the Vcc supply is not preset. The capability of this internal power supply is sufficient to power the DS1746 continuously for the life of the equipment in which it is installed. For specification purposes, the life expectancy is 10 years at 25 with the internal clock oscillator running in the absence of Vcc power. Each DS1746 is shipped from ARTSCHIP Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When Vcc is first applied at a level greater than V_{PF}, the lithium energy source is enabled for battery backup operation. Actual life expectancy of the DS1746 will be much longer than 10 years since no lithium battery energy is consumed when Vcc is present.

BATTERY MONITOR

The DS1746 constantly monitors the battery voltage of the internal battery. The Battery Flag bit (bit 7) of the day register is used to indicate the voltage level range of the battery. This bit is not writable and should always be a one when read. If a zero is ever present, an exhausted lithium energy source is indicated and both the contents of the RTC and RAM are questionable.

ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Pin Relative to Ground.....-0.3V to +6.0V
Storage Temperature Range.....-40 to +85 (noncondensing)
Soldering Temperature.....See IPC/JEDEC Standard J-STD-020 for Surface-Mount Devices.
See Note 7 for Through-Hole Mounted Devices.

This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

OPERATING RANGE

RANGE	TEMPERATURE	Vcc
Commercial	0 to +70 , Noncondensing	3.3V ± 10% or 5V ±10%
Industrial	-40 to +85 , Noncondensing	3.3V ± 10% or 5V ±10%

RECOMMENDED DC OPERATING CONDITIONS

(T_A=Over the operating Range)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Logic 1 Voltage All Inputs V _{CC} = 5V ±10% V _{CC} = 3.3V ±10%	V _{IH}	2.2		V _{CC} +0.3V	V	1
	V _{IH}	2.0		V _{CC} +0.3V	V	1
Logic 1 Voltage All Inputs V _{CC} = 5V ±10% V _{CC} = 3.3V ±10%	V _{IL}	-0.3		0.8V	V	1
	V _{IL}	-0.3		0.6	V	1

DC ELECTRICAL CHARACTERISTICS

(V_{CC}=5.0V± 10%, T_A=Over the Operating Range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Active Supply Current	I _{CC}			85	mA	2,3
TTL Standby Current ($\overline{CE}=V_{IH}$)	I _{CC1}			6	mA	2,3
CMOS Standby Current ($\overline{CE} \geq V_{CC} - 0.2V$)	I _{CC2}			4	mA	2,3
Input Leakage Current (any input)	I _{IL}	-1		+1	μA	
Output Leakage Current (any output)	I _{OL}	-1		+1	μA	
Output Logic 1 Voltage (I _{OUT} =-1.0mA)	V _{OH}	2.4				1
Output Logic 0 Voltage (I _{OUT} =+2.1mA)	V _{OL}			0.4		1
Write Protection Voltage	V _{PF}	4.25		4.50	V	1
Battery Switchover Voltage	V _{SO}		V _{BAT}			1,4

DC ELECTRICAL CHARACTERISTICS

(V_{CC}=3.3V ± 10%, T_A=Over the Operating Range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Active Supply Current	I _{CC}			30	mA	2,3
TTL Standby Current ($\overline{CE}=V_{IH}$)	I _{CC1}			2	mA	2,3
CMOS Standby Current ($\overline{CE} \geq V_{CC} - 0.2V$)	I _{CC2}			2	mA	2,3
Input Leakage Current (any input)	I _{IL}	-1		+1	μA	
Output Leakage Current (any output)	I _{OL}	-1		+1	μA	
Output Logic 1 Voltage (I _{OUT} =-1.0mA)	V _{OH}	2.4				1
Output Logic 0 Voltage (I _{OUT} =+2.1mA)	V _{OL}			0.4		1
Write Protection Voltage	V _{PF}	2.80		2.97	V	1
Battery Switchover Voltage	V _{SO}		V _{BAT} Or V _{PF}		V	1,4

AC CHARACTERISTICS-READ CYCLE (5V)

(V_{CC}=5.0V ±10%, T_A=Over the Operating Range.)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Read Cycle Time	t _{RC}	70			ns	
Address Access Time	t _{AA}			70	ns	
\overline{CE} to DQ Low-Zs	t _{CEL}	5			ns	
\overline{CE} Access Time	t _{CEA}			70	ns	
\overline{CE} Data Off Time	t _{CEZ}			25	ns	
\overline{OE} to DQ Low-Z	t _{OEL}	5			ns	
\overline{OE} Access Time	t _{OEA}			35	ns	
\overline{OE} Data Off Time	t _{OEZ}			25	ns	
Output Hold from Address	t _{OH}	5			ns	

AC CHARACTERISTICS-READ CYCLE (3.3V)

(V_{CC}=3.3V ±10%, T_A=Over the Operating Range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Read Cycle Time	t _{RC}	120			ns	
Address Access Time	t _{AA}			120	ns	
\overline{CE} to DQ Low-Zs	t _{CEL}	5			ns	
\overline{CE} Access Time	t _{CEA}			120	ns	
\overline{CE} Data Off Time	t _{CEZ}			40	ns	
\overline{OE} to DQ Low-Z	t _{OEL}	5			ns	
\overline{OE} Access Time	t _{OEA}			100	ns	
\overline{OE} Data Off Time	t _{OEZ}			35	ns	
Output Hold from Address	t _{OH}	5			ns	

READ CYCLE TIMING DIAGRAM



AC CHARACTERISTICS-WRITE CYCLE (5V)

(Vcc=5.0V ± 10%, TA = Over the Operating Range.)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Write Cycle Time	t _{WC}	70			ns	
Address Setup Time	t _{AS}	0			ns	
\overline{WE} Pulse Width	t _{WEW}	50			ns	
\overline{CE} Pulse Width	t _{CEW}	60			ns	
Data Setup Time	t _{DS}	30			ns	
Data Hold Time	t _{DH1}	0			ns	8
Data Hold Time	t _{DH2}	0			ns	9
Address Hold Time	t _{AH1}	5			ns	8
Address Hold Time	t _{AH2}	5			ns	9
\overline{WE} Data Off Time	t _{WEZ}			25	ns	
Write Recovery Time	t _{WR}	5			ns	

AC CHARACTERISTICS-WRITE CYCLE (3.3V)


(Vcc=3.3V ± 10%, TA = Over the Operating Range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Write Cycle Time	t _{WC}	120			ns	
Address Setup Time	t _{AS}	0		120	ns	
\overline{WE} Pulse Width	t _{WEW}	100			ns	
\overline{CE} Pulse Width	t _{CEW}	110			ns	
\overline{CE} and CE2 Pulse Width	t _{CEW}	110			ns	
Data Setup Time	t _{DS}	80			ns	
Data Hold Time	t _{DH1}	0			ns	8
Data Hold Time	t _{DH2}	0			ns	9
Address Hold Time	t _{AH1}	0			ns	8
Address Hold Time	t _{AH2}	10			ns	9
\overline{WE} Data Off Time	t _{WEZ}			40	ns	
Write Recovery Time	t _{WR}	10			ns	

WRITE CYCLE TIMING DIAGRAM, WRITE-ENABLE CONTROLLED



WRITE CYCLE TIMING DIAGRAM, CHIP-ENABLE CONTROLLED




POWER-UP/DOWN AC CHARACTERISTICS-5V

($V_{CC}=5.0V \pm 10\%$, $T_A=$ Over the Operating Range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
\overline{CE} or \overline{WE} at V_H Before Power-down	t_{PD}	0			μs	
V_{CC} Fall Time: $V_{PF(MAX)}$ to $V_{PF(MIN)}$	t_F	300			μs	
V_{CC} Fall Time: $V_{PF(MIN)}$ to V_{SO}	t_{FB}	10			μs	
V_{CC} Rise Time: $V_{PF(MIN)}$ to $V_{PF(MAX)}$	t_R	0			μs	
Power-up Recover Time	t_{REC}			35	ms	
Expected Data Retention Time (Oscillator ON)	t_{DR}	10			years	5,6

POWER-UP/DOWN TIMING (5V DEVICE)




POWER-UP/DOWN CHARACTERISTICS-3.3V

($V_{CC}=3.3V \pm 10\%$, $T_A=$ Over the Operating Range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
\overline{CE} or \overline{WE} at V_H , Before Power-down	t_{PD}	0			μs	
V_{CC} Fall Time: $V_{PF(MAX)}$ to $V_{PF(MIN)}$	t_F	300			μs	
V_{CC} Rise Time: $V_{PF(MIN)}$ to $V_{PF(MAX)}$	t_R	0			μs	
V_{PF} to \overline{RST} High	t_{REC}			35	ms	
Expected Data Retention Time (Oscillator ON)	t_{DR}	10			years	5,6

POWER-UP/DOWN WAVEFORM TIMING (3.3V DEVICE)



CAPACITANCE

($T_A=+25$)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Capacitance on all input pins	C_{IN}			14	pF	
Capacitance on all output pins	C_O			10	pF	

AC TEST CONDITIONS

Output Load: 50pF + 1TTL Gate

Input Pulse Levels: 0 to 3.0V

Timing Measurement Reference Levels:


Input: 1.5V

Output: 1.5V


Input Pulse Rise and Fall Times: 5ns

NOTES:



- 1) Voltages are referenced to ground.
- 2) Typical values are at +25 and nominal supplies.
- 3) Outputs are open.
- 4) Battery switchover occurs at the lower of either the battery terminal voltage or V_{PF} .
- 5) Data-retention time is at +25 .
- 6) Each DS1746 has a built-in switch that disconnects the lithium source until V_{CC} is first applied by the user. The expected t_{DR} is defined for DIP modules and assembled PowerCap modules as a cumulative time in the absence of V_{CC} starting from the time power is first applied by the user.
- 7) RTC modules (DIP) can be successfully processed through conventional wave-soldering techniques as long as temperatures as long as temperature exposure to the lithium energy source contained within does not exceed +85 . Post-solder cleaning with water-washing techniques is acceptable, provided that ultra-sonic vibration is not used.
In addition, for the PowerCap:
 - a) ARTSCHIP Semiconductor recommends that PowerCap module bases experience one pass through solder reflow oriented with the label side up (“live-bug”).
 - b) Hand soldering and touch-up: Do not touch or apply the soldering iron to leads for more than 3 seconds. To solder, apply flux to the pad, heat the lead frame pad, and apply solder. To remove the part, apply flux, heat the lead frame pad until the solder reflows, and use a solder wick to remove solder..
- 8) t_{AH1} , t_{DH1} are measured from \overline{WE} going high.
- 9) t_{AH2} , t_{DH2} are measured from \overline{CE} going high.



PKG	DIM	32-PIN	
		MIN	MAX
A	IN.	1.670	1.690
	MM	38.42	38.93
B	IN.	0.715	0.740
	MM	18.16	18.80
C	IN.	0.335	0.365
	MM	8.51	9.27
D	IN.	0.075	0.105
	MM	1.91	0.67
E	IN.	0.015	0.030
	MM	0.38	0.76
F	IN.	0.140	0.180
	MM	3.56	4.57
G	IN.	0.090	0.110
	MM	2.29	2.79
H	IN.	0.590	0.630
	MM	14.99	16.00
J	IN.	0.010	0.018
	MM	0.25	0.45
K	IN.	0.015	0.025
	MM	0.38	0.64



PKG	DIM	34-PIN PowerCap MODULE		
		MIN	NOM	MAX
A	IN	0.920	0.925	0.930
B	IN	0.980	0.985	0.990
C	IN	—	—	0.080
D	IN	0.052	0.055	0.058
E	IN	0.048	0.050	0.052
F	IN	0.015	0.020	0.025
G	IN	0.025	0.027	0.030






COMPONENTS AND PLACEMENT MAY VARY FROM EACH DEVICE TYPE.

NOTE:

ARTSCHIP SEMICONDUCTOR RECOMMENDS THAT POWERCAP MODULE BASES EXPERIENCE ONE PASS THROUGH SOLDER REFLOW ORIENTED WITH THE LABEL SIDE UP ("LIVE-BUG").

NOTE: HAND SOLDERING AND TOUCH-UP: DO NOT TOUCH OR APPLY THE SOLDERING IRON TO LEADS FOR MORE THAN 3 SECONDS. TO SOLDER, APPLY FLUX TO THE PAD, HEAT THE LEAD FRAME PAD, AND APPLY SOLDER. TO REMOVE THE PART, APPLY FLUX, HEAT THE LEAD FRAME PAD UNTIL THE SOLDER REFLWS, AND USE A SOLDER WICK TO REMOVE SOLDER.




COMPONENTS AND PLACEMENT MAY VARY FROM EACH DEVICE TYPE

DS1746P WITH DS9034PCX ATTACHED

PKG	DIM	34-PIN		
		MIN	NOM	MAX
A	IN	0.920	0.925	0.093
B	IN	0.955	0.960	0.965
C	IN	0.240	0.245	0.250
D	IN	0.052	0.055	0.058
E	IN	0.048	0.050	0.052
F	IN	0.015	0.020	0.025
G	IN	0.020	0.025	0.030

RECOMMENDED POWERCAP MODULE LAND PATTERN



PKG	DIM	PowerCap MODULE		
		MIN	NOM	MAX
A	IN	-	1.050	-
B	IN	-	0.826	-
C	IN	-	0.050	-
D	IN	-	0.030	-
E	IN	-	0.112	-